

ABSTRACT OF THE DISCLOSURE

A processor includes a prediction circuit and a floating point unit. The prediction
5 circuit is configured to predict an execution latency of a floating point operation. The
floating point unit is coupled to receive the floating point operation for execution, and is
configured to detect a misprediction of the execution latency. In some embodiments, an
exception may be taken in response to the misprediction. In other embodiments, the
floating point operation may be rescheduled with the corrected execution latency.